Opensource EDA software development, some thoughts about the EDA/Semiconductor industry and Mixed-signal integrated circuit design
« Newer Older »
November 7, 2010 • 21:23
Verilog::Language 3.304 released on 2010/10/25 fixes wrong filename on include file errors, bug289, by Brad Parker. This bug fix will soon be available among your FEL updates.
Filed under: Free Electronic Lab, perl, verilog
[...] This post was mentioned on Twitter by FOSSwiki, Chitlesh Goorah. Chitlesh Goorah said: FEL: Bugfix release of Verilog-Perl 3.304: http://wp.me/pyypZ-i6 | #opensource #EDA [...]
Please log in using one of these methods to post your comment:
You are commenting using your WordPress.com account. ( Log Out / Change )
You are commenting using your Twitter account. ( Log Out / Change )
You are commenting using your Facebook account. ( Log Out / Change )
Connecting to %s
Notify me of follow-up comments via email.
Notify me of new posts via email.
Digital IC design engineer
This blog is featured on Sean Murphy's EDA blogger list.
Also, on a side track, I sometimes write about the success stories of opensource EDA tools on [open electrons] on edacafe.com.
Enter your email address to subscribe to this blog and receive notifications of new posts by email.
Join 26 other followers
Blog at WordPress.com.
Theme: Grid Focus by Derek Punsalan.
Get every new post delivered to your Inbox.